▷ Maximum to minimum ordering of values in #RAM memory using #VHDL

 

⭐⭐⭐⭐⭐ Maximum to minimum ordering of values in #RAM memory using #VHDL

  • ➡️ #DigitalSystems #DigitalElectronic #DigitalCircuits #HDL #VHDL #FPGA

The following functional partition, which includes a Machine Sequential Synchronous (MSS), must perform a sorting of 255 values from Highest to Lowest. The entry of these 8-bit values must be done one by one, these values are entered through the "Data" port, while the data is being entered, the MSS sets high the "WritingData" output, indicating that this process is being executed and it will not end until the 255 values are completed. The ordering of the previously entered numbers should be done from highest to lowest, for which it is recommended to use the counter_up "j" and counter_up "i" in the search and comparison process. It is requested:

  • Perform the functional partitioning
  • Draw the ASM diagram of the MSS controller.
  • Create in Quartus the Block diagram Schematic file
  • Simulate the operation of the complete system in the VWF file.

Functional Partition

ASM Diagram
#VDHL Code by Angel Zumba
  • sumador.vhd
  • mss.vhd
  • comparador.vhd
  • contador_up.vhd
  • mux2a1.vhd
  • ram.vhd
  • registro.vhd

Leer temas relacionados:

Comentarios

Popular Posts

▷ Especificaciones del módulo ESP32

▷ #ESP32 - REAL-TIME CLOCK #RTC INTERNO

▷ #ESP32 - SINCRONIZAR RTC INTERNO CON SERVIDOR NTP

▷ #ESP32 - Display OLED 128x64

▷ #ESP32 - Over-The-Air programming #OTA

▷ SISTEMAS EMBEBIDOS, PROYECTOS PROPUESTOS (2021 PAO1)

▷ PROTEUS PCB DESIGN

▷ SOLUCIÓN EVALUACIÓN SISTEMAS DIGITALES 1, 1er Parcial (2021 PAE)

▷ #PROTEUS #PCB DESIGN (2020 PAO2)

▷ Instalación paso a paso de #ESP_IDF #ESPRESSIF 1/2